Understanding programmable chip architecture is critical for successful FPGA and CPLD design. Typical building modules feature Configurable Logic Blocks (CLBs) or Functionally Programmable Logic Block (FPLBs) which incorporate lookup registers and latches, coupled with programmable AIRBORN RM322-059-221-2900 interconnect resources. CPLDs usually ut